Hardware Design I Chap. 3 Minimization of two level logic

Computing Architecture Lab. Hajime Shimada
E-mail: shimada@is.naist.jp

## Outline

Why we have to minimize logic size
Relationship between logical expression size and hardware
Delay and hardware cost on FET

- Minimizing logical expression method

O Minimize on Boolean algebra
OKarnaugh map
Quine-McCluskey algorithm

57 Computing A Architecture Lab. Hardware Design I (Chap. 3) 2

## Relationship between logical expression and logical circuit

- The number of gates increase in proportion to the number of literals

Assuming 2-input gates
Do not consider cost of NOT gates
$h=a b^{\prime} c+a \prime b c+a b \prime c+a b c c^{\prime} 12$ literals



computing Architecture Lab.
Haime Shimada

Multiple input CMOS NAND gates (1/2)

- Serial connection of nMOS increases in proportion to the number of inputs


Multiple input CMOS NAND gates (2/2)


## Gate width of FET

- We can choose several gate width of FET


## We can choose channel width of FET

Enlarge channel width = Enlarge current conducting capacity

- But it gives additional capacitance of gate and diffusion area
Top view of nMOS FET
 Hardware Design I (Chap. 3)


## Operation delay of logic gates

Voltage-time graph of NOT logic gate


The gate delay slightly differs between semiconductor process technology Shrinked technology is faster
Some techniques to improve transistor: strained silicon, SOI, etc...

Compuring Acchiecture lab.
puting Acchitecture Lab.
Haime Shimada Hardware Design I (Chap. 3)

## Logic depth reduction with balanced tree

- We can reduce logic depth by balanced tree

Number of logic gates = (number_of_literals - 1)
Logic depth $\propto \log$ (number_of_literals)


## Example of combinational logic design

```
(Write truth table) Specification
Write logical expression
Simplify logical expression
```




## Normalized delay of logic gates

Gate delay differs with several parameters
Semiconductor process technology
Number of outputs ( $\fallingdotseq$ gate width)
FO4 inverter delay
The delay of the NOT gate which can drive 4 same NOT gate
An technology independent delay notation
e.g.

- NOT gate which can drive 8 outputs: 1.2 FO4
- NAND gate which can drive 4 outputs: 1.5 FO4

NAND gate which can drive 8 outputs: 1.7 FO4
Computing Architecture Lab.
Haijime Shimada Hardware Design I (Chap. 3)


## Outline

- Why we have to minimize logic size

Relationship between logical expression size and hardware
Delay and hardware cost on FET
Minimizing logical expression method
Minimize on Boolean algebra
Karnaugh map
Quine-McCluskey algorithm

Computing Architecture Lab.
Hajime Shimada Hardware Design I (Chap. 3)

## Minimize on Boolean algebra

- The rule used for simplification

Idempotent: $\mathrm{a}+\mathrm{a}=\mathrm{a}$
Distributive: $(a+b) \cdot c=a \cdot c+b \cdot c$
Complements: $\mathrm{a}+\mathrm{a}=1$
Identity: $\mathrm{a} \cdot 1=\mathrm{a}$

$$
\begin{aligned}
\text { e.g.f } & =a^{\prime} b c+a^{\prime} b c^{\prime}+a b c^{\prime}+a b c \\
& =a^{\prime} b c+a b c+a^{\prime} b c^{\prime}+a b c^{\prime} \\
& =\left(a^{\prime}+a\right) b c+\left(a^{\prime}+a\right) b c^{\prime}=\underline{1 b c}+\underline{1 b c^{\prime}}= \\
& =b c+b c^{\prime}=b\left(c+c^{\prime}\right)=1 b=b
\end{aligned}
$$

## Problems in minimizing on Boolean algebra

- Comparatively hard to determine what rule simplifies the logical expression
Hard to determine what rule must be applied for final goal

Usually, following method is widely used
Hand optimizing -> Karnaugh map
On EDA -> Quine-McCluskey algorithm
(7) Computing Acchiecture Lab.

Hapime Shimada
Haing Archiecture Lab. $\quad$ Hardware Design I (Chap. 3)

## Outline of Karnaugh map (1/3)

2-dimension notation of truth table

- Consecutive value can apply complements rule With special order (gray code: 00, 01, 11, 10) Group them with rectangle to apply complements rule e.g. $f=a^{\prime} b c+a^{\prime} b c^{\prime}+a b c^{\prime}+a b c=\left(a^{\prime} b+a^{\prime} b\right)$ or $\left(b c+b c^{\prime}\right)$



## Outline of Karnaugh map (3/3)

We can share a minterm between groups
e.g. $f=a^{\prime} b c+a^{\prime} b c^{\prime}+a b c^{\prime}+a b c+a^{\prime} b^{\prime} c=b+a^{\prime} c$ If we input $(a, b, c)=(0,1,1), f=b+a c^{\prime}=\underline{1+1=1}$

- You have to select least groups



## Outline of Karnaugh map (2/3)

- We can extend group size to apply complements rule further

The size of group must be $2^{n}$


| Outline of Karnaugh map (3/3) |  |  |  |
| :---: | :---: | :---: | :---: |
| We can share a minterm between groups e.g. $\mathrm{f}=\mathrm{a}$ 'bc $+\mathrm{a}^{\prime} \mathrm{bc}$ ' +abc + $\mathrm{abc}+\mathrm{a}^{\prime} \mathrm{b}^{\prime} \mathrm{c}=\mathrm{b}+\mathrm{a}^{\prime} \mathrm{c}$ If we input $(a, b, c)=(0,1,1), f=b+a c^{\prime}=\underline{1+1=1}$ <br> You have to select least groups |  |  |  |
| $\text { a'b } \frac{\begin{array}{c} \text { ab } \\ 00 \\ 01 \\ 11 \\ 10 \\ b c^{\prime} \end{array}}{}$ |  | 0 1 <br> 0 1 <br> 1 1 <br> 1 1 <br> 0 0 |  |
|  |  |  | 17 |

## Gray code

A binary notation which only flips 1-bit in consecutive values

Usual binary
0000, 0001,0010, 0011, 0100, 0101, 0110, 0111, 1000 1 -bit flip 2-bit 1-bit 3-bit 1-bit 2-bit 1-bit 4-bit
Gray code
$\underbrace{0000}_{1 \text {-bit flip }}, 0001,0011,0010,0110,0111,0101,0100,1100$

- Assume mirrored order for lower bits after carry
$0,1,11,10,110,111,101,100,1100$
$\frac{0}{4}, \frac{1}{2} \frac{1}{4} \frac{10}{4} \frac{1}{4}, \frac{11}{4}$
(7)
computing Architecture Lab.
Hajime Shimada
Hardware Design I (Chap. 3)


## 4-value Karnaugh map (1/3)

Please assume following edges are connected Top edge and bottom edge Left edge and right edge


## 4-value Karnaugh map (2/3)

Example of 4-content group through edges Watch out for a group which is consisted with 4 corners

- Consider 8-content group if it is possible




## Prime implicant

- Prime implicant

A largest product term which covers " 1 " area on truth table

- Essential prime implicant

The prime implicant that covers some "1" area which has not covered by the other prime implicant
Must be chosen in first procedure when you are trying minimization of logical expression

Fi) Computing Acrhitecture Lab.
Haime Shimada Hardware Design I (Chap. 3)

## Example of prime implicant

- a'c', b'c' and abc are selected as prime implicant

| S |  | a'c' |  |
| :---: | :---: | :---: | :---: |
| - a'bc'd is only covered by a'c' ab cd |  | 0001 | 1110 |
| - ab'c'd is only covered by b'c' |  |  |  |
| - abcd is only covered by abc | 00 | 1 | 01 |
| pe | 01 | 11 | 01 |
|  | 11 | $0 \quad 0$ | 11 |
| set cover problem which is |  | 11 |  |

Computing Acrhitecture Lab. Hardware Design I (Chap. 3)

## 5-value Karnaugh map

- The order of variables is as follows

$$
000,001,011,010,110,111,101,100
$$

- Assume that values which exist mirrored position from center are consecutive




## Short Exercise

- Show simplified logical expression of following logical function with Karnaugh map

| $x y$ | $f(x, y, z)$ |  |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| 1 | 1 | 1 |
|  | 0 | 1 |
|  |  |  |

4) $\begin{gathered}\text { Computing Archinecture Lab. } \\ \text { Hajime Shimada }\end{gathered} \quad$ Hardware Design I (Chap. 3)


## Quine-McCluskey algorithm

## Example of Quine-McCluskey algorithm

 (1/3)Translate minterm which outputs 1 to binary notation

Nearly brute force method

- Algorithm

1. Translate minterm which outputs 1 to binary notation

Sort with number of " 1 " in notation
Create level ( $i+1$ ) from level $i$
Select term pair which has only one different bit
Move it to level $i+1$ with translating differ point to *
Add flag to used term
Finish if there's no level $i+1$
(Select essential prime implicant)
a'b'c' : 000
a'bc: 011
ab'c: 101
abc' : 110
abc: 111

- Treat above list as level 1

| $a b c$ | $f$ |
| :---: | :---: |
| 000 | 1 |
| 001 | 0 |
| 010 | 0 |
| 011 | 1 |
| 100 | 0 |
| 101 | 1 |
| 110 | 1 |
| 111 | 1 |

72
Computing Architecture Lab.
Hajime Shimada
Hardware Design I (Chap. 3)


## Example of Quine-McCluskey algorithm (3/3)

- Not flagged values are prime implicants
- Check essential prime implicants with table If minterm has only one " 1 " notation, the prime implicant is essential

| Level 1 |  | $\begin{gathered} \text { Prime } \\ \text { implicants } \\ \text { Minterms } \end{gathered}$ | *11 | 1*1 |  | 000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | Level 2 | 000 |  |  |  | 1 |
| 011 x | *11 | 011 | 1 |  |  |  |
| 101 x | 1*1 | 101 |  | 1 |  |  |
| 110 x | 11* | 110 |  |  | 1 |  |
| 111 x | Prime implicants | 111 | 1 | 1 | 1 |  |
| Compurin Archiocu | re tab. Hardw | Hardware Design I (Chap. 3) |  |  |  |  |

## Example of prime implicant cannot be defined



## Short exercise

- Show simplified logical expression of following logical function with Quine-McCluskey algorithm

| $x y z$ | $f(x, y, z)$ |
| :---: | :---: |
| 000 | 0 |
| 001 | 1 |

0011
0101
$011 \quad 1$
100
$\begin{array}{lll}1 & 0 & 1 \\ 1 & 1 & 0\end{array}$

| 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 |

(72) Computing Architecture Lab.

Hardware Design I (Chap. 3)


## How to minimize large hardware?

- Simplification ability of Karnaugh map and Quine-McCluskey algorithm are limited

Karnaugh map can treat until 6 variables
Quine-McCluskey algorithm can treat until around 30 values

- Until around 10 variables in 1970's computer

How to design large hardware with them?
Create module which has smaller inputs $\quad \rightarrow$ Chap. 4
Create large hardware by combining modules
In practical use, we use MINI or Espresso
67
Computing Architecture Lab.
Hajime Shimada $\quad$ Hardware Design I (Chap. 3)

